




Design optimization for photovoltaic cells in a high
voltage dielectrically isolated technology
Mark Curtis Morgan
Lehigh University
Follow this and additional works at: https://preserve.lehigh.edu/etd
Part of the Electrical and Computer Engineering Commons
This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an
authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.
Recommended Citation







HIGH VOLTAGE DIELECTRICALLY ISOLATED TECHNOLOGY 
by 
Mark Curtis Morgan 
A Thesis 
Presented to the Graduate Committee 
of Lehigh University 
in Candidacy for the Degree of 





'' .. ~.~~.~~~~~~~~~f.~~~'.~-/:~~~~~~'t/'J~~~~~fJ!~W}'i~~r~~~:!,l·~;-'F'~.'~.::,~~~~~\~~~l)~,W'JP?~~~:~:.:?:~1!,~~~-:'·  ... ~.,.!, .,J·-~,-::i;/:1-~,'·:~ ,:, ...~~.J-,~'.';·,,'i.~'.j ·,,. ·j~~i/ ·-~~ •.. ; :; .. ~ilt-'~. ,;~,~\1-~,,~,..,~;.''·;' ------.....~--~~-}.".ffl_j,:t\',i"~.::.•.''': .... --....... 
' 
This thesis is accepted and approved in partial fulfillment of the requirements 
for the degree of Master of Science. 
(date} 
Professor in Charge 
• Chairman of Department 
-· 
•• II 
TABLE OF CONTENTS 





• •• Ill 
Table of Contents 
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
• IV 
List of Tables 
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
•• VII 
List of Figures 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 





1.1 The Silicon Photodiode 
························································\·········· 2 
1.2 The Photovoltaic and Photoconductive Modes of Operation 
••• 2 
1.3 Function and Practical Applications of Photodiodes 
•••••••••••••••••• 4 
1.4 Optical Coupling and Packaging Techniques 
••••••••••••••••••••••••••••• 7 
1.5 BCDMOS Technology 
•••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 8 
1.6 The Dielectric Isolation Wafer Fabrication Process 
•••••••••••••••••••• 8 
1. 7 BCDMOS Device Fabrication Process 
•••••••••••••••••••••••••••••••••••••••••• 10 






2.2 PN Junction Theory 
••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 15 
2.3 Junction Illumination and the Principle of Superposition 
•••••••••••• 17 
2.4 Equivalent Circuit Model and Fill Factor 
••••••••••••••••••••••••••••••••••••••• 21 
iv 
I •1. _\, 1 •'~, •' ::• •, .:';: - '...i~,"'' •. ~· · .• ~-- ~ ' ~;_,,, .~:J!,~.._~.' : .. ..:·1··,.-._.__;_', .-_·,. ,;,-_ •. :..· 
Ill. Experimental Design ••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 
3.1 Introduction ••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 27 
3.2 N+ Contact Experiment ••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 30 
Introduction •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 30 
Experimental Device Designs ••••••••••••••••••••••••••••••••••••••••••••••••••• 32 
3.3 P Body to DI Tub Wall Spacing Experiment ••••••••••••••••••••••••••••••••• 38 
Introduction •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 38 
Experimental Device Designs ••••••••••••••••••••••••••••••••••••••••••••••••• 40 
3.4 Geometric Scaling of Devices Experiment •••••••••••••••••••••••••••••••••• 43 
Introduction ••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 43 
Experimental Device Designs ••••••••••••••••••••••••••••••••••••••••••••••••• 44 
IV EXPERIMENTAL RESULTS •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 46 
4.1 Introduction ••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 46 
4.1 N+ Contad Design •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 46 
Dark I - V Characterization Results ••••••••••••••••••••••••••••••••••••••••• 46 
Illuminated I -V Characterization Results ••••••••••••••••••••••••••••••• 50 
Discussion of Experimental Results ••••••••••••••••••••••••••••••••••••••• 54 
4.2 P Body to DI Tub Wall Diffusion Spacing •••••••••••••••••••••••••••••••••••• 57 
Dark I - V Characterization Results ••••••••••••••••••••••••••••••••••••••••• 57 
. Illuminated I - V Characterization Results •••••••••••••••••••••••••••••• 59 
Discussion of Experimental Results ••••••••••••••••••••••••••••••••••••••• 60 
4.3 Geometric Scaling ••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 61 
Dark I - V Characterization Results ••••••••••••••••••••••••••••••••••••••••• 61 
Illuminated I - V Characterization Results •••••••••••••••••••••••••••••• 64 
Discussion of Experimental Results ••••••••••••••••••••••••••••••••••••••• 66 
V. CONCLUSION •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 67 
V 
\• ,! 
·~·~,-. ;,: . .c: .• ~~\ •. ::-~·.:>\.-.. -.· /i~·I}j'.:•'._t~1:'..:-::j. i> .. '.···~ .. =>. 
•. 
REFERENCES •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 69 
APPENDICES ••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 71 
Appendix A ••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 71 
Appendix B •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 72 
AppendixC •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 73 
Appendix D •••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••••• 75 
Appendix E ..............••........ ~ ........•..••............................................ 89 




··:.. /. ' ., 
'1,•., o cel.L,:-~, •~'•)~•:i:...);.~,:~~t~.)tt-i' ·&~~ .:~,tJ·:~.J~·,,-.,.;li~1i)'1'.i.,,: ·' 'L,,.', 
,· . 
.1 •• ; •• Ji._. ,., . L ~·.:-~,':· .~L'"' . ." 
I 
J IST OE TABLES 
Table I: General Geometric Information (Process Related) ••••••••••••••••••••••••• 29 
Table II: Diffusion, Resistivity, and Lifetime Information ................................. 30 
Table Ill: N+ Contact Device Geometric Information ..................................... 36 
Table IV: P Body - DI Tub Wall Device Geometric Information .................... 41 
Table V: Geometric Scaling Device Geometric Information ................ ........ 44 
Table VI: N+ Contact Dark log I vs. V Results ........... ... ...... ... ...... ............ ... ..... 48 
Table VII: N+ Contact Illuminated log I vs. V Results ....... .. ................... ..... .. .. 51 
Table VIII: N+ Contact Open Circuit Voltage Improvement Results ............ 53 
Table IX: P Body - DI Tub Wall Dark log I vs. V Results ................................ 57 
Table X: P Body - DI Tub Wall Illuminated log I vs. V Results ...................... 60 
Table XI: Geometric Scaling Dark log I vs. V Results ..................................... 61 
Table XII: Geometric Scaling Illuminated log I vs. V Results ....................... 64 
. ' 
•• VII 
. "· . . 
. . ~.:)~.-iiJ~~t'..', ,:.:-~:-s.,&->:)J2~~~~·./_, ... ~~· _,,~,i~:,.;:_,~~l~:~.,~~;2~:<.ti&::~iLit,h'.~i:tiJ~-~~-~:'z\,..;,. :!:.;, l<hi~:. H, · ._'. . _: ~: ~-. -;~. :;t , ,,·.: ---"'"i~$.,·.~ ~ii~\·Ji~f .~,.:,;'.,[.:~~iid~ .i,;: .. :~:~k:__x;,;__ · ".; -: .: _,t·,.~;;;,~i. };;,,}~~;:;,.~::;~~ .• :-_.; -~ ,-;J ~/ ;~~~~~{i{~iih/t{,,~_,,.: ,:"· · .);,j)ii~::/,..~:;·:-.. :,, ,;j f;_.,_ 
! IST OE 
Figure 1 : Photovoltaic Cell Operation 





Figure 3A-3D: DI Wafer Fabrication Process . ............... ............. ................... 9 
Figure 4A-4E: BCDMOS Device Fabrication Process ................................. 11 
Figure 5: Photon Absorption in a PN Junction . .. .. .. .. .. .. .. .. . .. .. .. .. .. . . .. .. . .. .. .... .. . 18 
Figure 6: Energy Band Diagram of an Illuminated Junction 
•••••••••••••••••••••• 20 
" 
Figure 7: Idealized Photodiode Equivalent Circuit .. . .. . . .. . .. . . .. . . ... .. . . .. ... . ..... .. 21 
Figure 8: Typical 1-V Curves in Light and Dark for a Photodiode .................. 22 
Figure 9: Photocarrier Generation vs. Silicon Depth . . . .. . . .. . ... . . .. . .. . . .. . . .. . ... . . . 24 
Figure 1 O: Photodiode Equivalent Circuit ....................... ............. .. ............... 25-
Figure 11 : Effects of Rs on the I - V Characteristics of a Photodiode 
•••••••• 




Figure 13: Minority Carrier Lifetime vs. Resistivity ... .. .. .... ........... ......... .. .... .. . 32 
Figure 14: N+ contact Experimental Device Set Top View ......................... 34 
Figure 15A-15B: Photocarrier Collection in the Photodiode 
••••••••••••••••••••• 37 
Figure 16: P Body Diffusion Cross Sedion ............................. -... .. . . .. ... .. .. ..... .. 40 
Figure 15: P Body - DI Tub Spacing Experimental Deviee Set Top View .. 42 
Figure_ 16: Geometric Scaling Experimental Device Set Top View ........... 45 
Figure ·19: N+ Contact Experiment Device Set Top View . . . . . .. . . . . . . . . . . .. . . . . .. . . . 4 7 
Figure 20: Series Resistance vs. N+ Contact Area 





Figure 22: Open Circuit Voltage vs. N+ Contact Area ................................. 51 
Figure 23: Open Circuit Voltage vs~ Dark Diode Current ............. ............... 52 
Figure 24: Fill Factor vs. N+ Contact Area 
••••••••••••••••••••••••••••••••••••••••••••••••••••• 54 







. Figure 25: Improved N+ Contact Design •••••••••••••••••••••••••••••••••••••••••••••••••••••• 56 
Figure 26: P Body - DI Tub Spacing Experimental Device Set Top View .. 58 
Figure 27: Geometric Scaling Experimental Device Set Top View . . .. . . . . . .. 62 
Figure 28: Dark Diode Current, Current Density vs. DI Tub Area .............. 63 
Figure 29: Short Circuit Current vs. DI Tub Area ...... ..... .... ....... .... .... .... ... .. .. .. 65 











This work covers the design of experimental photodiode test structures to 
optimize the photodiode electrical performance in a dielectrically isolated 
Bipolar, CMOS, and double-diffused MOS (BCDMOS) Technology. This 
,-.. '1 
optimization was accomplished while following the guideline of working within 
this specific technology, with no processing changes. Different test structures 
which address parameters that can influence the electrical performance of the 
device are considered. These include: the N+ contact placement; the DI tub 
wall separation from the active device region; and device geometric size. The 
experimental data gathered on the test devices include: dark log I vs. V; 
illuminated photodiode characteristics; Short Circuit Current; Open Circuit 
Voltage; and Fill Factor. The experimental data is correlated through the 
physics of the device to the design parameters, and guidelines are established 
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CHAPTER I: INTRODUCTION 
THE SILICON PHOTODIODE 
The development of photovoltaic cells can be traced back to 1839 when 
Becquerel showed that a photovoltage resulted by the action of light on an 
electrode in an electrolyte s~lution[1J. During the 1920s and 30s extensive 
research was conducted on semiconductors and other compounds. This work 
provided a base for the theoretical understanding of photovoltaic potential 
barrier solar cells. The modern era of Photovoltaics began when ThEt Bell 
Telephone Laboratories produced the first practical solar cell, made in single-
crystal silicon, in 1954(1-31. 
A Silicon Photodiode is a PN junction device that is designed to respond 
to photon absorption. . The absorption of photons by the semiconductor material 
results in the creation of excess minority carriers, which generate a photocurrent 
when they cross the pn junction and a voltage potential across the pn junction. 
THE PHOTOVOLTAIC AND PHOTOCONDUCTIVE MODES OF 
OPERATION 
A PN photodiode may be operated in the forward mode or the reverse 
mode. Operation in the forward mode with zero bias is called the photovoltaic 
mode. In this mode of operation optical energy is essentially converted into 
2 
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electrical power (solar cell). In this work the photovoltaic mode of operation is 
concentrated on. However, for completeness, the attributes of operating the 
photodiode in the photoconductive mode are briefly discussed below. 
Operation of the photodiode with reverse bias or in the reverse mode is 
called the Photoconductive mode. When an external reverse bias is applied to 
the pn diode, the response time speeds up significantly because of the increase 
of the depletion region of the junction. This region has a field gradient sufficient 
to accelerate the newly formed excess carriers across the junction. 
The photoconductive mode has the following advantages when 
compared to the photovoltaic mode[4J: 
1. Higher Speed 
• 
2. Improved Stability 
3. Larger Dynamic Range of Operation 
4. Lower Temperature Coefficient 
5. Improved Long Wavelength Response Within the Planar Diffused 
Region 
The low capacitance of the photodiode when operated in the depleted 
mode allows the unit to operate at extremely high speeds. A typical application 
would be in an optical data link. 
Although the photoconductive mode does offer all these advantages, the 
photovoltaic mode is utilized in applications where a power source is needed 
and the input, output signals need to be electrically isolated, or, where a 
floating power supply is essential. 
3 
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FUNCTION AND PRACTICAL APPLICATIONS OF PHOTODIODES 
Figure 1 illustrates the concept of the photovoltaic cell operation. The 
operation of the photovoltaic cell involves the use of a pn junction to generate 
an electromotive force in response to radiated light. As shown by Figure 1, the 
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PHOTOVOLTAIC CELL OPERATION 
RLOAD 
The light sensitive p and n type semiconductor is exposed to radiation 
through the thin dielectrics. When exposed, electron hole pairs are generated 
on each side of the pn junction. These excess minority carriers, when created 
within a diffusion length of the pn junction, contribute to current flow and a 
4 
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potential difference across the junction. 
The function of a photodiode operated in the photovoltaic mode is the 
conversion of optical energy into useful electrical power. Since some modern 
· telecommunication circuits as well as other circuits utilize a floating power 
source and require high levels of signal isolation, photodiodes serve an 
important function as electronic elements. A practical photovoltaic generator, in 
a monolithic integrated circuit, can generate several volts into an open circuit 
load, but, only microamperes of output current. The output of a photovoltaic 
generator is ideal for driving a MOSFET load, as shown in Figure 2. The output 
voltage of this power source is dependent upon the number of photodiodes 
connected in series as well as their illumination and coupling conditions. The 
output current of this power source is dependent upon the active area of the 
smallest photodiode in the stack, as well as the illumination and coupling 
conditions. For this reason most photodiode arrays are comprised of 
photodiodes of equivalent active areas. A modern power MOSFET requires 
several volts on its gate for full conduction but requires essentially zero steady 
state current. Only transient energy to charge the gate capacitance is required 
to "turn on" and then hold the MOSFET in conduction. A charging current of 
only a few microamperes can turn on a typical MOSFET in a fraction of a 
millisecond. 
.. :_··; ,-_c •. .,.~·>'.· ... :··.:.-,;-.. ,.,'. -. . 
The schematic of Figure 2 illustrates how a photodiode array is 
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Figure 2 Solid State Relay Schematic 
Referring to Figure 2, when current flows through the light emitting diode 
(LED), the photodiodes array is illuminated. Upon illumination, the photodiodes 
provide a voltage to the gate terminal of the MOSFET, thereby turning the 
MOSFET on. When the current is removed from the LED, the MOSFET gate 
discharges through R1 and the MOSFET turns off. 
As illustrated in Figure 2 photodiodes provide a means to optically 
couple a given input signal to output circuitry. Optical coupling provides 
excellent input-output isolation properties. The input signal can be coupled thru 
a transparent dielectric mold or simply air, to provide up to 3750 Vrms in some 
packaging techniques. In the case of the AT&T Dielectrically Isolated (DI) 
BCDMOS Technology, the photodiodes also provide excellent high voltage 
isolation with respect to other devices on the same chip and the substrate or 
paddle on which the detector chip is attached. In general photodiodes can be 
used to drive MOS type devices, however, they are not used to drive Thyristors 
or Bipolar switching elements, because, in general, they require too much drive 
current to be practical. The photodiodes discussed here were specifically 
designed to be connected in series, and to drive a MOSFET load as shown in 
Figure 2. Applications for photodiodes range from simply the photodiode stack 
by itself, which would then be placed on a hybrid assembly, to a fully custom 
6 
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packaging techniques. In the case of the AT&T Dielectrically Isolated (DI) 
BCDMOS Technology, the photodiodes also provide excellent high voltage 
isolation with respect to other devices on the same chip and the substrate or 
paddle on which the detector chip is attached. In general photodiodes can be 
used to drive MOS type devices, however, they are not used to drive Thyristors 
or Bipolar switching elements, because, in general, they require too much drive 
current to be practical. The photodiodes discussed here were specifically 
designed to be connected in series, and to drive a MOSFET load as shown in 
Figure 2. Applications for photodiodes range from simply the photodiode stack 
~ 
by itself, which would then be placed on a hybrid assembly, to a fully custom 
6 
monolithic integrated circuit. 
OPTICAL COUPLING AND PACKAGING TECHNIQUES 
Photodiodes of this general type are used by Solid State Relay 
rt1anufactures including: AT&T, Dionics, International Rectifier, and Theta-J, 
integrated with other logic and/or switching components either on a monolithic 
IC or in a hybrid assembly. The photodiodes are most commonly activated by 
infrared LEDs, this concept is illustrated in Figure 2. The light from the LED is 
coupled to the photodiodes in a variety of ways. Some manufactures utilize a 
planar approach in which an optical bubble is used to cover the entire LED and 
the part of the detector chip where the photodiode stack lies. Another method to 
couple the infrared light to the detector chip is the Over/Under package 
approach. In this technique the detector chip, with its photodiode array, is 
placed on a paddle directly beneath the LED and a clear inner mold compound 
is used to couple and contain the light. An outer molding compound is then 
molded around the inner mold and lead frame. These two types of packaging 
techniques are illustrated in Appendix A. 
The concept of optical coupling is of great importance for solid state 
relays, and provides some distinct advantages over conventional reed or 
electromechanical relays. Optical coupling provides: high input to output signal 
isolation; clean, bounce-free switching; no electromagnetic interference; low 




Photodiodes have been extensively studied as solar cells for power 
generation. However, for photodiodes used in integrated circuits, there is very 
little published information. In the publications that this author has found, th·e 
fabrication technology for the photodiodes, when integrated with other devices 
on the same IC, has been a DI technology(s,sJ. In a DI process each device is 
electrically isolated from the other devices on the integrated circuit with the use 
· of a dielectric. In the case of the BCDMOS process this dielectric is Silicon 
Dioxide. In the BCDMOS technology a wide variety of devices can be 
fabricated including: Bipolar; CMOS; and double-diffused MOS (DMOS) on the 
same die. The BCDMOS process was developed by AT&T for high voltage 
applications (400V), such as solid state relays for telecommunication switches. 
Dielectric isolation was chosen to minimize parasitic cross-coupling of devices 
and to reduce the separation space between devices as compared to the 
conventional junction isolation technique. Dielectric isolation is particularly 
advantageous for photodiode arrays in an IC because of the immunity from 
charge injection that it provides. 
THE DIELECTRIC ISOLATION WAFER FABRICATION PROCESS 
A cross sectional view of a dielectrically isolated wafer at various stages 
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Figure 3A shows the 14 ohm-cm n-type silicon substrate material. A thick 
silicon dioxide layer is thermally grown on the substrate and standard 
photolithography techniques are used to define what will be the tub bottoms of 
single crystal silicon. The exposed single crystal silicon is then V-groove 
etched using KOH. The KOH etches the single crystal silicon along the <111 > 
crystallographic planes. This phenomenon yields a well defined, well 
understood and, therefore, a well controlled process. After KOH V-groove etch, 
the oxide is removed and a high dose arsenic implant is used to form the N+ 
Wrap Around Buried Layer as shown in Figure 38. Figure 3C shows the 4 µm 
Dielectric Isolation Oxide that is thermally grown after the arsenic implant. The 
next step is to deposit approximately 200 µm of polysilicon. The polysilicon 
serves as a structure to hold the DI tubs in place and is commonly referred to as 
the poly handle. The thickness of the DI oxide and the deposited polysilicon 
limits the diameter of wafers that can be fabricated using this technique due to 
wafer bow and the photolithographic problems that this bow can cause. At 
present 100mm wafers are used. After polysilicon deposition, the wafer is 
flipped over and standard grinding techniques are used to grind the polysilicon 
flat (this is now the tub bottom). The top of the wafer is then ground and 
polished. This is a more delicate process than that of the backgrind. The tubs 
are polished down to nominal depth of 45 µm +/- 5 µm. 
BCDMOS Device Fabrication Process 
The BCD MOS Technology is a single metal, single poly, self-aligned 
polysilicon gate technology with 12 masks for the core process. With this 
process Bipolar, CMOS, and double-diffused MOS devices can be fabricated. 
10 
Because of the wide variety of devices that can be fabricated and the dielectric 
isolation, this technology is well suited for monolithic solid state relay ICs which 
use photodiodes. The actual process used to fabricate these photodiodes is a 
subset of the standard BCDMOS technology were only eight mask levels were 
used. These are: Dielectric Isolated Tub; Thin Oxide; Body P; Emitter P+; N+; 
Window ; Metal; and Silicon Nitride passivation.. Figures 4A thru 4E are cross 
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In Figure 4A the DI tub is shown after the thick field oxide is grown and 
the thin oxide areas are defined. The thin oxide covers the areas that will be the 
·active regions of the device. For the photodiode these regions are the p-type 
anode and the n-type cathode. In Figure 4B the device is shown after the boron 
implant that creates the p-type anode. Note that photo resist is used as a mask 
over the regions of the device that should not get this p-type implant. Figure 4C 
illustrates the p+ contact implant. This implant is necessary to enhance the 
contact of the anode region to the aluminum metalization. In figure 40 the 
phosphorus diffusion is illustrated. Note that the thin oxide is removed over the 
regions that are to be doped with the phosphorus. This area is the cathode of 
the photodiode. The complete photodiode before silicon nitride passivation is 
shown in Figure 4E. The cross sectional views are not to scale and are 
included here to help in the understanding of the device structure and 
fabrication process. Detailed information in regard to junction depths is 
included in Table I and Figure 12 on page 29. 
TEST CHIP LAYOUT AND FOCUS OF THIS WORK 
The test chip as shown in Appendix B contains fourteen experimental 
photodiodes. All the device designs were new designs. However, a much 
smaller device has been in production in this technology for some time. The 
intent of the new designs and focus of this work, is to optimize the photodiode 
e-lectrical performance for a given size device, without altering the basic 
fabrication process. The specific parameters to be optimized are: the Open 
Circuit Voltage and Short Circuit Current. A second goal is to understand how 
13 
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the Short Circuit Current is related to the device size. 
It is important to maximize the open circuit voltage for a given size device 
since by doing so, it may be possible to reduce the number of photodiodes in an 
array and save valuable silicon area. For solid state relay applications, the 
silicon area is limited due to constraints associated with optical coupling, 
especially in a monolithic design approach. By minimizing tt1e area required for 
the photodiode array on an IC, more area can be allotted for switching 
elements. Large switching elements are particularly desirable for solid state 
relays, because lower on resistance and higher current handling capability can 
thereby be attained. 
Understanding how the short circuit current is related to the device 
geometry will lead to the proper size device selection for a given application, 
again saving valuable silicon area. 
At the present time there are no guidelines established for the optimum 
design of photodiodes in the BCDMOS technology. This information is very 
important in the design of cost competitive monolithic solid state relays, as well 
as other optically coupled ICs that require photodiodes. 
14 
CHAPTER II: THEORY .. , ' r ' 
INTRODUCTION 
In this section the pn junction theory is presented for both dark and 
illuminated conditions. The theoretical equations presented here will be 
referred to in the discussion of the experimental results of Chapter IV. PN 
junction theory is presented first and then the principle of superposition is 
introduced to take into account the effects of illumination on the pn junction. The 
dependence of the open circuit voltage on the diode dark current is shown. An 
equivalent circuit of the photodiode under illumination is presented including 
series and shunt resistance and finally the fill factor is defined. 
PN JUNCTION THEORY 
The equation of the ideal diode current is(71: 
The variables in the above equations are defined as: 
n is the ideality factor (for an ideal diode n=1) 
10 is the diode dark current 
q is the electronic charge and is equal to (1.602X1Q-19C) 





DP is the diffusion coefficient of holes (cm2/sec) 
Dn is the diffusion coefficient of electrons (cm2/sec) 
Pn is the equilibrium concentration of holes in n-type material (cm-3) 
nP is the equilibrium concentration of electrons in p-type material (cm-3) 
LP is the diffusion length of holes (cm) 
Ln is the diffusion length of electrons (cm) 
T is temperature in degrees Kelvin 
k is Boltzmann's constant (8.62eVK-1) 
The diode dark current 10 is due to the drift of minority carriers across the 
pn junction. These carriers are thermally generated within a diffusion length of 
the transition region. When they drift into the transition region they are swept to 
the other side of the junction by the electric field. Equation (2.1 a) is known as 
the diode equation. This equation is found in many text books where PN 
junction theory is discussed[7,eJ. Another form of this same equation is shown in 
equation (2.2) using Op/lp=Lp/tp and Dn/Ln=Ln/tn. 
I = qA[(Lp/tpHPn) ~ (L0 /t0 )(np)](eqV/kT.1) 
10 :qA[(Lp/tpHPn) + (L0 /t0 )(np)] 
Where, 
~ is the lifetime of holes in the n-region 





, .. ;\.... ..,. 
Equation (2.2b) is important because shows the relationship between the 
diode dark current and the carrier lifetimes. These equations will be modified 
using the principle of superposition to reflect the presence of the 
photogenerated current in the next section. 
JUNCTION ILLUMINATION AND THE PRINCIPLE OF 
SUPERPOSITION 
When photons with energy hV> Eg (where h is Planck's constant and v is 
the frequency of the irradiation) illuminate the surface of a semiconductor as 
illustrated in Figure Sa. An added generation rate g0p(EHP/cm3-sec) in addition 
to the thermal generation rate is realized, due to the absorption of photons, with 
energies greater than E9. Figure Sb illustrates the concept of optically 
generated current. or photocurrent. The number of holes created per second 
within a diffusion length of the transition region on the p side is AL,,g0 P and the 
number of electrons created per second within a diffusion length of the transition 
region on the n side is Alp9op· The collection of these optically generated 
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Figure 5: Photon Absorption in a PN Junction 
The appearance of a forward voltage across an illuminated junction is 
known as the photovoltaic effect. If the junction is illuminated with a photon with 
energy greater than E9 , it contributes energy E9 to the cell output, and the 
energy greater than E9 is dissipated as heat. A photon that has less than 
energy E9 contributes no energy to the output. This is due to the quantum 
nature of the photoelectric effect. Figure 5c shows the 1-V characteristics of an 
illuminated PN junction with increasing optical generation rate gop· This Figure 
illustrates how short circuit current increases with increased photo-exicitation. 
The diode equation is modified to reflect the additional photocurrent when 








The principle of superposition as applied to photovoltaic cells is treated in 
detail in the literature(9J. The result of the application of this theory is shown in 
(2.4) and briefly discussed here. As shown in Figure Sb, the 1-V curve is 
lowered by the net photo-generation current lop· Equation (2.4) can be 
considered in two parts: the current described by the diode equation; and the 
current due to the optically generated photocarriers. Essentially the dark 1-V 
characteristic is shifted by the short circuit current or lop· The separation of the 
current into two parts is particularly useful because it simplifies the 
characterization of an illuminated pn junction connected to an arbitrary load. 
The characterization can be broken down into two parts: describing the short 
circuit current of an illuminated cell (i. e. zero load); and then describing dark I -
V characteristics with applied forward voltage. This principle of superposition is 
invalid if any of the following are true[9J: 
a) the junction space-charge region contributes significantly to both the 
photocurrent and the dark current; or 
b) the carrier concentrations in the quasi-neutral regions exceed low-
injection level; or 
c) the series resistance contributes significantly to the cell current-voltage 
characteristics; or 
d) the material parameters, such as the carrier recombination lifetime, 
depend on the illumination level; or 
e) the volume of the regions producing the photocurrent changes 
appreciably as the cell is loaded (and the terminal voltage changes). 
Specific cases, in which the principle of superposition is discussed, are 
19 
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treated in detail in the literaturel9J. 
The energy band diagram of an illuminated pn junction is shown in Figure 
6. Figure 6a shows the junction at equilibrium condition with the Fermi level 
continuous across the junction. When the junction is illuminated on open circuit, 
minority carriers in excess of the number prescribed by thermodynamic 
equilibrium diffuse within the silicon. Some of the photo-induced excess 
minority carriers diffuse to the vicinity of the junction and are swept to the other 
side of the junction by the electric field present in the depletion region. The 
open circuit junction reacts by biasing itself in the forward direction and thus 
generating an internal current that flows opposite to the photo-induced current. 
The junction then assumes the configuration shown in Figure 6b(101. The 











Figure 6: Energy Band Diagram of an Illuminated Junction 
From Equation (2.4) the open circuit voltage is attained by setting I = O 
(Open Circuit). The open circuit voltage is given in Equation (2.5) 
20 
V = V0 c = kT/qln(l0 p/1D +1) = kT/qln(l0 p/10) (2.5) 
The lifetime tn becomes shorter as the minority carrier concentration is 
increased, therefore V oc is limited to the equilibrium contact potential Vof71. 
Note that long lifetimes are desired to decrease 10 and thereby increase Voe. 
EQUIVALENT CIRCUIT MODEL AND FILL FACTOR 




= lop V RL 
Figure 7 
Idealized Photodiode Equivalent Circuit 
Note the constant current-source lop is in parallel with the pn junction. This 
current lop is the short circuit current resulting from the excess carriers 
generated by the junction illumination[sJ. 
The 1-V characteristics of a photodiode in the dark and under illumination is 
shown in Figure 8. The maximum power rectangle is shown as well as the 
maximum power point. Points Im and Vm represent the current and voltage, 
21 
respectively,. at which the photodiode yields the maximum power. The short 
circuit current lsc is defined as the point where the voltage goes to zero. The 





Typical 1-V curves in light and dark for a photodiode 
If the proper load is chosen 80o/o of the power generated by the device can 
be obtained. 
The output power of an ideal photodiode (n=1) is given by: 
P =IV= 10V(eBV • 1) • l0 PV (2.6) 
B = q/kT 
The condition for maximum power is aP/dV=O and is shown to be[sJ. 
Pm = 10 p{Em/q) (2. 7) 
Em= q[V0 c·(1/B)ln(1 + BVm) • 1/B] (2.8) 
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The energy Em corresponds to the energy per photon delivered to the load 
at the maximum power point. The ideal efficiency of this energy conversion is 
then defined as[SJ: 
n = max. power out/power In = Im V ,JP1n (2.9) 
A parameter called the "fill factor," FF is commonly introduced to relate the 
maximum power Pmax to the product of lscVoc· It represents the maximum 
power output available for a given light intensity. The higher the fill factor, the 
higher the maximum output power will be, for a given light intensity. The fill 
factor is always less than 1. The fill factor is a figure of merit that can be used to 
compare different photovoltaic cells under the same illumination conditions. 
(2.10) 
A cross sectional view of a typical photovoltaic cell fabricated using the DI 
technology is shown in Figure 4E. The pn junction is formed all around the 
• 
perimeter of the device between the n+ wrap-around buried layer and the p 
body diffusion and between the n tub and p body diffusion in the tub region. 
Figure 4E also shows the ohmic contact to the p as well as the ohmic contact to 
the n+ top contact and wrap-around buried layer. 
The generation rate of electron-hole pairs at a distance x from the 
semiconductor surface is shown in Figure 9 and is proportional to e-.oc where~ is 
the absorption coefficient and x is the distance from the semiconductor surface. 
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(2.11) 
Other factors which affect the generatio-n rate are: the number of incident 
photons/cm2/s per unit bandwidth, and the fraction of these photons reflected 
from the surface[sl. The absorption coefficient for photons with a wavelength· of 
820 nm penetrating into silicon is 900 cm-1. Note that all the fact,ors mentioned 
here are a function of the wavelength (~). Figure 9 illustrates how the electon-
hole generation rate varies as a function of x, the silicon depth, for an incident 
radiation with A= 820 nm. Note that Figure 9 is for the specific case of silicon 
irradiated with photons with an absorption coefficient of 900 cm·1. This figure is 
not intended to give the actual generation rate, but rather, a conceptual view of ~, 
the rate of generation within the semiconductor as a function of depth. 
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The equivalent circuit for a practical photodiode would vary from that of 
Figure 7. A series resistor needs to be added to include the ohmic losses in the 
contact and in the bulk. Also a shunt resistance needs to be included to account 






Photodiode Equivalent Circuit 
Rs 
Ash V AL 
Shunt resistance is represented by Rsh. The shunt resistance can be 
caused by leakage along the edges of the cell, by diffusion spikes along 
dislocations or grain boundaries, or stacking faults[31. Series resistance is 
represented by Rs and can arise from contact resistances to the p and n+ 
region, the resistance of the bulk material (n tub for the BCDMOS Photovoltaic 
Cells), and the sheet resistance of the diffused surface p layer. The series 
resistance is a lumped quantity and can vary with illumination level, 
temperature, and other parameters[31. Small variations in series resistance can 
have a large effect on the energy conversion efficiency of the cell. The series 
resistance does not significantlly affect the open circuit voltage, but, the fill factor 
can be substantially reduced. Increases in the series resistance changes the 
25 
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slope of the 1-V curve, as shown in Figure 11, without affecting the open circuit 
voltage, but in such a way as to decrease the fill factor and hence the power 
J 
conversion efficiency. A portion of the energy generated in the photovoltaic cell 
is lost due to internal leakage (recombination current). These leakage paths are 
not uniformly distributed in a cell and they are not uniform from one cell to 
another. In the case of decreased shunt resistance the short circuit current is 
not affected, but the fill factor and open circuit voltage is reduced. In practical 
devices, the shunt resistance is usually large enough to have a negligible 
effect. 
1 00 R5=sn Rsh=100n Rs 
- A - /, . 80 IL? 1' -~ , Rsh ' ~ '/ ... - \ 60 . -
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Figure 11 
Effects of Series Resistance on the I - V Characteristics of a Photodiode 
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In the previous chapters the BCDMOS technology and pn junction theory 
for both dark and illuminated conditions were discussed. In this chapter the 
experimental design is presented including: the experimental objectives for 
three sets of experimental photodiodes; the layout of each experimental 
photodiode device; and the layout of the test chip. The experimental results 
from the measurements of detailed log I vs. V for both dark and illuminated light 
conditions will then be presented in the following chapter. 
The experimental design is broken up into three sections: n+ contact 
design; p body diffusion spacing from the DI tub wall; and geometric scaling of 
the photodiodes for circuit design considerations. The n+ contact design is 
important from a device performance point of view because it is this diffusion, its 
size and placement of this contact, that will have an effect on the photodiodes 
electrical performance. This diffusion affects the series resistance, and the 
gettering of impurities near the junction interface. If there is sufficient gettering 
action in the device the diode dark current will be minimized. This will increase 
the open circuit voltage and short circuit current. With proper contact design the 
series resistance can be minimized and thereby maximize the fill factor. 
However, at present, the amount of phosphorus diffusion area needed and the 
maximum distance of the n+ contact from the active junction areas, are not 
known. The affects of varying the p body diffusion spacing to the DI tub wall is 
important from a junction quality point of view. During DI wafer processing there 
is 4 µm of oxide grown to make the DI tubs. Long oxidation processes can 
' I. 
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introduce stacking faults, especially close to the silicon-silicon dioxide interface. 
The stacking faults or other defects and contaminants near the DI tub wall may 
degrade the device performance. By moving the p body diffusion away from the 
DI tub wall, formation of the pn junction near the tub wall is avoided. Geometric 
scaling of the device is important from a circuit design point of view, especially 
area considerations for a given short circuit current requirement. The device 
design parameters that are associated with the process itself such as: diffusion 
times; doping concentrations; etc., were not variable. Therefore, optimizing the 
device layout while using a minimum area is concentrated on. The three design 
considerations listed above are the main device design considerations 
available for performance optimization. The device design variations are 
intended to result in parametric differences in device performance that can be 
correlated to the physics of the device as presented in Chapter II. This 
correlation can then be used to optimize the design of photodiodes in this 
technology. 
Some general geometric information associated with all the experimental 
device designs, essentially are set by the process. These design rules are 




A DI Tub - N Tub 
B DI Tub - P Body Spacing 
C P Body - N+ Spacing 
D Tub Depth 
E N+ Diffusion Depth 
F P Body Diffusion Depth 
6 N+ wrap-around Diffusion Thickness 
H P+ Diffusion Depth 
/ Cathode Contact Anode Contact 
P Body Diffusion Depth \e 
Tub Depth 
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The sheet resistance and the lifetime of the various regions of the 
photodiode are listed in Table II. The lifetime was extracted from Figure 13 





















For the BCDMOS technology, effective gettering has provided yield 
improvement of integrated circuits(10J. Because the devices are contained in a 
Dielectrically Isolated "Island" of single crystal silicon, backside or side wall 
phosphorus diffusions are not practical and top-side diffusions are used for both 
effective gettering of contaminants and to form the n+ contact or cathode of the 
photodiode. 
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The main concerns, for photodiodes, from a circuit design point of view, 
• 
are the open circuit voltage and short circuit current. The open circuit voltage is 
related to the diode dark current 10 as shown in Equation (2.5). As pointed out 
in the literaturel10J, the addition ·of n+ phosphorus diffusions will serve to reduce 
the dark diode current 10 and thereby improve the open circuit voltage and fill 
factor. Gettering removes contaminants which serve as generation-
recombination centers. These centers cause an increase to 10 due to 
generation of electron-hole pairs in the depletion region. The diode dark 
current 10 is reduced by effective gettering of these impurities. However, there is 
a trade off between efficient photocurrent generation and the amount of heavy 
doping in the device. As can be seen by the generation rate vs. silicon depth 
plot in Figure 9, a significant amount of electron-hole pairs are generated in the 
first 4 µm of silicon, for 820 nm. Table II shows that the lifetime in the n+ contact 
region is at a minimum for the photodiode structure. Figure 13 shows that the 
minority carrier lifetime decreases as the doping concentration increases. Thus, 
in areas of heavy doping a generated electron-hole pair may recombine before 
contributing to current flow. Therefore, it is important to keep the heavily doped 
areas at a minimum. 
The main objective for the experimental photodiode device designs 
shown in Figure 14 is to determine what the optimum amount of n+ contact area 
should be included in the photodiode device to optimize the open circuit voltage 
and short circuit current and minimize the series resistance. 
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Figure 13: Minority Carrier Lifetime vs. Resistivity 
Experimental Device Designs 
The n+ contact size and its placement in photodiodes fabricated by the 
BCDMOS technology in DI tubs of equivalent size, were varied in order to 
determine the optimum device layout. A cross sectional view of a typical 
photodiode (Device B) was shown in Figure 12A on page 29. A top view of the 
five devices with various n+ contact size and layouts, are shown in Figures 14 A 
- 14E. The amount of n+ as a percentage of the single crystal silicon layout 
32 
=·~. .'"1.·~'>,~-1 . .:...: .... ....:::.-: .:--.... .: . .:.J ." ,.; _ ·"-'·--r. :.·;,_ 
., 
area was varied from less than 1 o/o in device A to 11 °/o in device E. As can be 
seen in Figure 14, the placement of the n+ was varied as well. Note that the 
entire tub bottom and side walls serve as part of the cathode so that the actual 
cathode is larger than the anode although from the top view this is not apparent. 
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The n+ contact is important for two main reasons in the BCDMOS 
I technology; collection of photocarriers, and impurity trapping. The top contact 
to the n-region is formed by a heavy phosphorous diffusion near the end of the 
high voltage device fabrication process and it is this area that serves as the 
g~ttering area, coupled with the n+ wrap-around that is formed in the DI wafer 
fabrication process. 
The high temperature processing of the DI tubs, as well as the 
mechanical and chemical lapping and grinding operations that are necessary in 
the DI wafer fabrication process, introduce defects and strain in the lattice. The 
carrier lifetime and thereby the diode dark current can be degraded, by the 
defects and contaminations present(12,13,14J. Note that the n region of the DI 
tubs is a very important area because most of the photocarriers are generated 
in this region and, therefore, should be relatively defect free. The depth of the n 
tub region is approximately 25 µm. More than half of the photocarriers are 
generated in this region. Therefore, it is important to keep the lifetime in this 
region at a maximum. 
The experimental device size was 87640 µm2 for all the photodiodes 
illustrated in Figure 14. The actual single crystal silicon area is physically 
determined by the duration of the grinding and polishing step in the DI wafer 
fabrication process and is directly related to the tub depth. The DI wafer process 
was outlined in Figure 3. Tub depth markers are included in the kerf to track the 
tub depth during grinding and polishing. The actual tub depth is important when 
analyzing a specific device because some device parameters. can be affected 
by the tub depth. Table Ill gives exact geometric information about each of the 
devices of Figure 14 including the DI tub area, single crystal silicon area, 
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percentage of n+, maximum distance from the n+ contact to a p body region, n+ 
area, and p body area. 
Name DI Area 
( µm2) 
TABLE Ill 
Silicon Area N+ Area 







































The area shown in Table Ill is for a 45 µm deep tub. Note that the exact 
single crystal silicon area actually varies from die to die on a given wafer due to 
the variation in tub depth. The tub depth variation is primarily due to wafer bow 
and the grinding and polishing step in the DI process. 
Device A (Figure 14A) has a minimum size n+ contact, and the maximum 
p body area. The p body area serves as the most effective hole collection area. 
Maximizing the p body area is considered important for maximizing the short 
circuit current. The minimum spacing from the edge of the single crystal silicon 
to the p body feature is 5 µm. 
Device B (Figure 148) is the reference device. This device was chosen 
as the reference because of its centrally located n+ contact, and relative large p 
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body area. 
Figure 15A illustrates how a photogenerated electron-hole pair will be 
collected. 
DI Oxide 
E:i N+ Wrap Around 
Metal 
D NTub 
~ P+ Contact 
&1 PBody 
~ N+ 
ml Thin Ox 
' .. . 
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Figure 15A: 
Photocarrier Collection in the Photodiode 
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Figure 158: Photodiode Top View 
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Since the DI tub has an n+ wrap-around buried layer, essentially the 
whole outer perimeter and bottom of the device can serv·e as a low resistance 
n+ region. This is true for all the photodiodes in this study. 
Device C (Figure 14C) has an extended n+ contact along one side of the 
device. This device has a somewhat larger percentage of n+ as compared to 
the primary device. However, the placement of the n+ strip is not centrally 
located. This device does have a smaller p body area than the primary device. 
Device D (Figure 140) has an enhanced n+ diffusion on three sides of 
the device. This device maximizes the n+ contact size without significantly 
reducing the p body area. This is done by placing the contact in the region near 
the tub wall which is already n+ f ram the wrap-around buried layer. 
Device E (Figure 14E) has the enhanced n+ diffusion on three sides of 
the device as well as a strip down the center of the device. This device has the 
largest amount of n: as a percentage of the total single crystal silicon area, and 
the minimum p body area. 
P BODY TO DI TUB WALL SPACING EXPERIMENT 
Introduction 
In this section the effect of the p body to DI tub wall spacing on the 
photodiode performance is investigated. In these photodiodes the p body 
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diffusion to the DI tub wall spacing is increased from the standard spacing of 5 
µm to 25 µm in increments of 5 µm. 
The DI tubs are advantageous for integrated circuits that contain 
photodetectors and are widely used in industry for optically coupled ICs. The DI 
tubs provide isolation between the optically coupled devices and other devices 
on the IC. ·The photogenerated carriers cannot be injected from the 
· photodiodes to the other devices on the IC due to the DI oxide wall. However, 
the high temperature processing and chemical and mechanical lapping 
associated with the DI process can introduce undesirable defeds and strains in 
the silicon lattice (13,141. These defects can become efficient generation-
recombination centers thereby reducing the lifetime and causing increased 
leakage currents. 
For photodiodes it is important to reduce the effects of junction leakage 
and recombination. The p body diffusion is located near the tub wall. It is 
important that this junction is free of defects that would cause shunting paths 
across the junction and reduce the open circuit voltage and short circuit current. 
The present guideline is a minimum of 5 µm spacing from the DI tub wall to the 
p body diffusion. The actual junction at this distance consists of p body to n+ 
wrap-around, since the wrap-around extends 14 µm from the tub edge. 
The p body diffusion spacing from the DI tub wall, for DI tubs of equivalent 
.size, were varied to determine if the present design rule of 5 µm is valid or if the 
spacing should be increased to allow the formation of the pn junction to be 
further away from the tub wall. The object is to maximize the photodiode 
performance, specifically the open circuit voltage and short circuit current. It has 
been documented(13J that the formation of defects in the silicon lattice is 
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increased during thermal oxidation processes such as the oxide growth step in 
the DI process. This process is a long thermal process in the presence of 
oxygen during which 4 µm of oxide is grown. The density of these defects, in a 
dielectrically isolated single crystal silicon tub, increases as the Si-Si02 
interface is approached. 
Experimental Device Designs 
A top view of the five devices studied here is shown in Figure 17. A cross 
sectional view is included in Figure 16 showing the p body to DI tub wall 
spacing and how the junction will change from pn+ to pn as the p body to DI tub 
wall spacing increases past approximately 15 µm. 
DEVICE: V W X Y Z (P BODY FEATURE) 
FIGURE 16: P BODY DIFFUSION CROSS-SECTION 
DI OXIDE 
.. ,.....,.... E) N TUB 
I I i I 
1 I I I p Body 
I I I 1 
0 I I I 
As can be seen by Figure 16. The pn junction for the nominal device 
40 





design (Device V) is formed by the p body to n+ wrap-around materials. If the 
silicon lattice has a large amount of defects, as the p body diffusion is placed 
closer to the DI tub wall, the junction quality can be degraded and optimum 
photodiode J}electrical characteristics cannot be realized. Therefore, the 
placement of this p body diffusion, with respect to the DI tub wall, can be 
important. 
The experimental device size was 87640 µm2 for all the devices discussed 
in this section. The amount of n+ contact area is kept constant for all these 
devices and is 2°/o of the single crystal silicon area. Table IV gives specific 
geometric information on each of the devices discussed here in order of 
increasing p body to DI wall spacing. As can be seen by Figure 17 and Table 
IV, the geometric configuration of all the·. devices is exactly the same except the 
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Figure 17: P Body - DI Tub Wall Experimental Device Set 
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GEOMETRIC SCALING OF DEVICES 
Introduction 
Many of the circuit applications where photodiodes are used involve the 
integration of other devices in either a hybrid assembly or Integrated Circuit. In 
both cases, as in almost all IC designs, area is a premium. For photodiodes 
keeping the devices as sm-all as possible has an added benefit. The 
photodiodes are illuminated by an infrared LED in most cases. The light from 
this LED is usually contained in an optical bubble or inner mold compound for 
most packaging techniques. Keeping the area of the inner mode or optical 
bubble at a minimum serves to increase the intensity of the light irradiating the 
photodiodes. Even in cases where there is no package but rather a hybrid 
assembly, there are usually design specifications on the photodiode array size, 
because the area of the highest intensity of illumination is usually small and the 
intensity decreases as a function of the distance from the center of the 
illumination. 
From an IC design point of view, the photodiode chosen must be able to 
provide enough current at a given illumination level for the particular 
application, while occupying a minimal amount of die area. The objective for 
this part of the experiment is to establish a guideline on the photodiode 
geometric size as a function of the short circuit current that it can provide at a 
given illumination level. The actual illumination level for a given package 
design is generally a linear function of the LED drive current. Once a geometric 
scaling factor is established at a given intensity, the short circuit current at other 
intensities can be extrapolated. 
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Experimental Device Designs 
A set of four devices in which the size of the DI tub was varied from 20164 
µm2 to 85848 µm2 are shown in Figure 18. Other device design parameters 
were kept constant such as the DI tub wall to p body spacing, Placement and 
shape of the n+ contact, general aspect ratios, etc. Detailed device geometric 
information on all the experimental devices is included in Appendices C.1 and 
C.2. Table V contains information pertaining to the devices of Figure 18 
including DI Tub Area, Single Crystal Silicon Area, P Body Area, and 








DI Tub A. SCS A. 




















Note that the devices in Table V are listed in order of increasing area. 
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Figure 18: Geometric Scaling Experimental Device Set 
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CHAPTER IY: RESULTS 
INTRODUCTION 
In this chapter the experimental results for the 3 sets of experimental 
photodiode designs are presented. The photodiodes were· characterized by 
measuring the current as a function of voltage in dark and under illumination by 
light with wavelength equal to 820 nm. From these measurements the open 
circuit voltage, short circuit current, series resistance, fill factor, ideality factor, 
and range of ideality were extracted. This information is presented in tabular 
and graphical form with a discussion of these results included at the end of each 
section. 
N+ CONTACT DESIGN 
Dark I - V Characterization Results 
Typical plots of the dark log I vs. V curve for the photodiodes A - E shown 
in Figure 19, are included in Appendices D.1 - D.S .. Note that these five device 
structures have identical dielectrically isolated tub size, as well as single crystal 
silicon _area. All the plots·. have the same scale on each axis and the voltage 
range that was swept through during the I - V characterization was O - 1.2 V. 
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Figure 19: N+ Contad Experimental Device Set 
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The diode dark current 10 was also extracted from these curves. The diode dark 
current was calculated by extracting the voltage and current values from the 
point on the log I vs. V curve where the ideality factor n is a minimum and then 
substituting these values into the diode Equation (2.5) and solving for 10. This 
minimum point is found by taking the inverse slope of the log I vs. V curve. All of 
the diode dark parametric information is summarized in Table VI. The values 
given in Table VI are the average of five test structures, characterized on the 
same wafer. 
Device N+ Area 



































Figure 20 is a plot of the average series resistance vs. n+ contact area. Note 
that the series resistance decreases as the n+ contact area increases. 
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The vol~,age drop due to internal series resistance has an effect on the 
photodiode performance. Figure 20 shows a clear trend of decreased series 
resistance as the n+ contact to the n+ wrap-around size is increased . 
• The diode dark current 10 is plotted vs. N+ contact area in Figure 21. 
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The diode dark currents were extracted from the log I vs. V curves as 
discussed previously. A clear trend of reduced 10 as the percentage of n+ to 
single crystal silicon is increased, for a given tub size, is evident. The diode 
dark current has a strong effect on the illuminated photodiode characteristics as 
defined in Equations (2.4 and 2.5). An order of magnitude decrease in the dark 
current was realized when the percentage of n+ is increased from 1 °/o to 10°/o in 
this set of devices. It is pointed out in the literature that the maximum distance 
from n+ to active regions of the device should be kept to less than 250 µml16l for 
effective impurity trapping. This design rule cannot be contested with th~se 
devices because they are too small, and there is no device with n+ further than 
250 µm from the active junction. Note that the ideality factor n increased or 
worsened as more n+ contact area was added to the device design, but, the 
ideality factor was still very close to n=1 for all the devices. Also note that the 
range in which the ideality remained relatively constant was larger for the 
devices with more n+ contact area. 
Illuminated Characterization Results 
Table VII contains the average open circuit voltage, short circuit current, 
and fill factor for devices A - E, as measured during illumination of the 








































Typical illuminated log I vs. V curves for the photodiode test structures of 
Figure 19 are included in Appendices E.1 - E.5. Note that in these figures the 
third quadrant is superimposed onto the first quadrant. The Open Circuit 
Voltage (Voe) vs. N+ Contact Area is shown in Figure 22. 
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The open circuit voltage, as expeded, does increase as the amount of 
n+ area of the device increases. By using Equation (2.5) with lop equal to 1 O µA, 
the open circuit voltage should have theoretically improved by 54 mV for a 
reduction in 10 from 13.8 fA verses 1.7 fA. The actual improvement in open 
circuit voltage was 42 mV. 
Figure 23 illustrates how the open circuit voltage correlates to the dark 
diode saturation current 10. From these experimental results it can be seen that 
the open circuit voltage can be controlled and therefore optimized by proper n+ 
contact design and placement. Table VIII gives theoretical and measured 
values of the increase in Voe at 1 OuA of photodiode current as a function of 10. 
There is good correlation between the calculated [Equation (2.5) with l0 p=1 OuAj 
and measured increase in Voe as the diode dark current decreases due to the 

































The average short circuit current realized for each of the experimental 
photodiode designs is listed in Table VII. There does not seem to be a clea-r 
correlation between the short circuit current and the n+ contact size, if device A 
is included. However the maximum short circuit current does occur when the n+ 
area becomes approximately Bo/o. 
To determine the fill factor the maximum power point, short circuit current, 
and open circuit voltage were extracted from the illuminated log I vs. V curve. 
Equation (2.10) was then used to calculate the Fill Factor. The results are 
included in Table VII. 
The Fill Factor as a function of N+ Contact Area is shown in Figure 24. 
The fill factor increases with the increase in n+ contact size up to the point 
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Discussion of Experimental Results 
The experimental results clearly show that the diode dark current 10 can 
be effectively reduced by increasing the n+ contact size, since the n+ contact 
getters undesirable contaminants. Note that a reduction in trapping sites will 
increase tn and tP the carrier lifetimes. The result of increased carrier lifetimes is 
reduced diode dark current 10 as shown in Equation (2.4). The result of the 
reduced 10 is higher open circuit voltage and fill factor. This result is in 
concurrence with Equation (2.5). Maximum short circuit current density was 
also observed when the n+ area was greater than or equal to 8o/o. It was found 
the the series resistance is not controlled by the size of the n+ contact to the n-
region alone, but, also the size of the n+ contact to the n+ wrap-around and its 
placement. 
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Optimum photodiode design is application dependent. The specific 
application will dictate which of the photodiode characteristics need to be 
optimized. It is clear that the open circuit voltage and diode dark current can be 
maximized and minimized respectively if 8o/o or greater of the tub area is used 
as the n+ contact. In most cases photodiodes are used to drive MOSFETS. For 
this application, a large open circuit voltage for a given device geometry is 
important, especially since the open circuit voltage has a strong negative 
temperature coefficient . The open circuit voltage decreases at a rate of 
approximately 2 mv/°C per photodiode. This can become significant when 
considering a stack of photodiodes driving a MOSFET at high temperatures. 
Maximizing the short circuit current can also be important because the short 
circuit current will dictate how fast a gate can be charged up to its threshold 
voltage, thereby controlling the speed at which the MOSFET will turn on. 
From these experimental results, it can be seen that, the reduction of the 
series resistance as well as the reduction of the diode dark current can be 
accomplished by placing the n+ contact along the inside edge of the photodiode 
for enhanced n+ Contact to the n+ wrap-around. For percentages of n+ greater 
• 
than approximately 8 percent, no significant reduction in the diode dark current 
is realized. Since maintaining a large percentage of the p body area is 
important for the collection of photogenerated electrons from the n tub region, 
the n+ contacts should not be made larger than necessary. Although there is 
still reduction in series resistance as more n+ is added, this additional n+ does 
come at the expense of reduced short circuit current as can be seen if device D 
is compared to device E (refer to Table VII). To decrease the series resistance 
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and sacrifice the least amount of p body area, then+ contacts should be placed 
along the perimeter of the tub and not down the center of the tub. In this type of 
structure, the p body area can still be kept quite large. This type of design 
approach (device D) did yield the highest fill factor in this set of experimental 
photodiodes. A possible improvement to the device D design would be to 
increase the n+ contact size by continuing its length along the edges and to 
approach the p+ contact as shown in Figure 25. 
Device designs larger than the ones considered here may need a n+ 
contact in the center of the tub for impurity trapping and carrier collection. The 
ideal photodiode structure would contain enough n+ contact area for efficient -
-
impurity trapping, but, not so much that reduction in short circuit current is 














DI TUB WALL TO P BODY DIFFUSION SPACING 
Dark I -. V Characterization 
Typical plots of the dark log I vs. V curves for the photodiodes V - Z of 
Figure 26 on the following page are included in the Appendices D.6 - D.10. 
These five device structures have identical DI tub sizes as well as single crystal 
silicon area. From these plots the series resistance Rs, diode dark current lo, 
minimum ideality factor n, and the range of current in decades for which the 
ideality factor n=1 +/- 20°/o were all extracted using the techniques discussed 
previously. This information is summarized in Table IX. Note the data 
summarized in Table IX is an average of five sites from one wafer. 













































"~, ~-- ;.•. ... . Ji, .. _~,, 
DEVICE V 
-------1 
I .~·- - - 1 I-·-·-·-...: 
I ~ ~ i r ' I 
I ' j1 I I 
I I \ ii I I 
I • ~ I I 
I 
I ~ I 
'~ 
-~ 
l - =--. DEV f CE V --= - j 
DEVICE W 
,----. --~1 
. ,.... -. - - 1 r - . - . --..;: . 
-I / 1 · i r ' I 
. I 
•. ,1 I I , 1, 1 I I 
I I 11 






[ __ _ OE~E2i._ __ j 
DEVICE X 
-------1 I . 
---. ==--=-. _-----1. . - . - . - ·-......;: ~ . I . J . I I . I . \ 
. I I 
1 · : 1 Pi : <r 
. . I i ~ I I I I I ~ -}~J 
I 
I . i i I 
• I ~ I 
-·-·-·-·-·- -·-l _ ... _ _DE~E _.!_ _ ._ ] 
DEVICE Y 
,---~---. l 
I I,., - - ,i'~~ ,- ..._, I I 
I. I ~, ~ I I I , 1 .. 




I ~ ~-- --~-:.. ·-·--





-I I r-·-·-·-1 .. ~ ~-- - -...:: ( 














l - - _QEUfE L - - j 
1-= DI TUBS 
,-_~ THINOX 
D P BODY 
.-·~ P PLUS 1. _. I 
l = N PLUS 
D ~INDOW 
METRL. 
Figure 26: P Body - DI Tub Wall Experimental Device Set 
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Referring to Table IX the magnitude of the diode dark current decreases 
as the p body spacing to the DI tub wall increases up to 15 µm. Beyond 15 µm 
the pn junction changes from p body - n+ wrap-around to p body - n Tub. Note 
that the wrap-around extends 14 µm from the tub wall and the out-diffusion of 
the p body is 4 µm. The decrease in the diode dark current as the p body 
diffusion is moved away from the DI tub wall beyond 5 µm is minimal. The diode 
dark current density actually increases slightly as the p body diffusion is moved 
away from the DI tub wall. This increase in diode dark current density is also 
quite small. The series resistance does not show a dependence on the p body 
to DI tub wall spacing and is in the 30 ohm region for all the device structures. 
This result was expected since the contact separations are the same and the. p 
body to DI tub spacing is not that large. The ideality factor and range in which 
the ldeality Factor is 1 +/- 20°/o also do not show a dependence on the p body -
DI tub wall spacing either for spacings above 5 µm. Referring to Table IX, the 
results indicate is that the junction quality is good in the region beyond 5 µm 
from the DI tub wall. 
Illuminated I - V Characterization Results 
Typical illuminated log I vs. V plots for the photodiode test structures of 
Figure 26 are included in Appendices E.6 - E.1 O. Again, note that the third 
quadrant is superimposed onto the first quadrant. Table X contains the average 
open circuit voltage, short circuit current, short circuit current density, and fill 
factor for each of the devices V - Z under illumination by the laser source. 
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Referring to Table X the fill factor and the short circuit current increase-
-
as the junction is moved away from the DI tub wall up to the point where the 
junction changes from pn+ to pn. 
Discussion of Experlmentatl Results 
From the experimental data collected on this set of devices, there is no 
strong dependence of the open circuit voltage or fill factor on the DI tub wall 
spacing to the p body region. However the short circuit current does improve as 
the the spacing increases. This may be attributed to less net doping in the 
device due to the decreased size of the p body feature. 
The present design rule of 5 µm separation of the p body to DI tub wall 




Dark I -. V Characterization Results 
Typical plots of dark log I vs. V curves for the photodiodes 1 , 2, 3, and 4 of 
Figure 27 on the following page are included in Appendix D.11-D.14. The 
general device layout is the same for all 4 devices. All the log I vs. V plots have 
the same scale on each axis for visual comparison. Again, from these plots the 
series resistance Rs, diode dark current 10 , minimum ideality factor n, and the 
range of current in decades for which the ideality factor is 1 +/- 20°/o were 
extracted using the techniques previously discussed. The average value of 
these parameters for all five test sites along with the DI tub size is summarized 
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_ Figure 27: Geometric Scaling Experimental Device Set 
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The diode dark current 10 and diode dark current density J0 both increase as 
the device size increased. This can be better understood remembering that the 
percentage of n+ for the devices did decrease as the device geometry 
increased. The percentages of n+ for each device is listed in Table V in Chapter 
Ill. The diode dark current 10 and diode dark current density J0 vs. DI tub size is 
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Referring to Table XI, the ideality factor was higher for the smaller 
devices. 
63 
_,_,c; ,:,.· '·-~ ·-, • _________ , __ · .. .......__·. ,•d°'._· s....'.::'i, .• _'.·}.,. __ - --·• --' ' ··"'"'- • - · ~ J 
Illuminated I - V Characterization Results 
Typical illuminated log I vs. V curves for the devices 1 - 4 of Figure 27 are 
included in Appendices E.11 - E.14. Table XII shows the average open circuit 
voltage, short circuit current, short circuit current density, fill factor and DI tub 
size for devices 1 - 4 of Figure 27. 
Table XII 























The fill factor and open circuit voltage were higher for devices 1 and 2. 
This can be partially attributed to the increased percentage of n+, 3o/o and 2°/o 
respectively, as compared to devices 3 and 4 which both had approximately 1 o/o 
. 
n+. The interesting part of the data is that although the short circuit current 
density remained relatively constant for the various device geometries, the short 
circuit current yaried linearly with respect to the DI tub size as shown in Figure 
29. This linear relationship is very important because it allows for easy scaling 
of device geometries once the circuit design requirement for the photodiode 
short circuit current is known. 
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Using the graph of Figure 29, a device geometry can be chosen for a 
given short circuit current requirement. Referring to Figure 29, the short circuit 
current tapers off for devices 3 and 4 which are the larger devices. Some of this 
effect can be attributed to the increased diode dark current that resulted from the 
low percentage of n+ in devices 3 and 4 as compared to devices 1 and 2. It is 
anticipated that an improvement in diode dark current and, therefore, improved 
lsc, could be realized for these size devices if more n+ contact area is included 
in the device designs. 
for very small device geometries (i.e., less than 10,000 µm2>, the single 
crystal silicon area should be considered for device scaling, since for small 
geometry devices, large portions of the device area is allotted for DI tub size 
variation due to the DI tub process. Note that only the single crystal silicon will 
generate photocarriers under illumination. However, for layout purposes the 
actual DI tub size is the geometric size of greatest importance. Figure 30 is a 
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graph of Short Circuit Current vs. Single Crystal Silicon area for the devices 1 -
4. Note the relationship between short circuit current and single crystal silicon 
Area is also linear. 
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Discussion of Experimental Results 
For small geometry devices, the minimum single crystal silicon area 
should be determined first, and then from this requ.irement the appropriate DI 
Tub size can be determined. 
The linear relationship between single crystal silicon area and short 
circuit current correlates to Equation (2.3) which predicts a linear relationship. 
Also this relationship can be extended to include the entire DI tub as shown in 
Figure 29. This result allows for the proper device size selection for a given 
short circuit current requirement. 
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CHAPTER Y; CONCLUSION 
Three sets of experimental photodiodes have been designed, tested, and 
characterized in this work. The three sets of devices were used in order to 
investigate: 1) The effects of the n+ contact area; 2) The effect of the spacing Of 
the DI tub wall to p region; and 3) Geometric scaling of the photodiodes on 
electrical performance from a circuit design point of view especially short circuit 
current requirements. 
The devices were designed in a Dielectrically Isolated Bipolar, CMOS, 
DMOS process and the process itself was not variable. The only parameters 
available to the device designer were those that could be accomplished by 
varying the layout of the photodiodes. 
The experimental photodiode structures were characterized under dark 
and illuminated conditions by using an HP Semiconductor Component Test 
System in which voltage was applied and currents were measured to obtain 
detailed log I vs. V plots. These plots were then used to extract open circuit 
voltage, short circuit current, fill factor, series resistance, and ldeality information 
for each of the experimental test structures. 
The guidelines that were established by correlating the experimental 
data wi~h the physics of the device are: 
1) For effective gettering of impurities which would result in reduction of 
diode dark current 10 , and thus an increase of the open circuit voltage, 
approximately 8°/o of the layout of the photodiode should be used for the n+ 
contact. Furthermore the n+ should be laid-out to get good contact to the tub 
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and the n+ wrap-around to minimize the series resistance. The n+ contact is 
most area efficient when placed around the periphery of the device. Larger 
percentages of n+ do result in further reduction of 10. 
2) The current p body to DI tub wall diffusion spacing of 5 µm is sufficient 
according to the results found here. 
3) Geometric scaling of device geometries is possible by using the 
graphs of Figures 29 and 30, which show the Short Circuit Current vs. DI tub 
size and Short Circuit Current vs. Single Crystal Silicon Area respectively. 
Coupling this information with measured package coupling characteristics at 
various LED drive currents will enable the IC designer to chose a device size for 
a given short circuit current requirement with a high degree of confidence. 
For device geometries larger than the ones studied in this work, new 
guidelines may need to be established because of the reduced effectiveness of 
the gettering at larger distances, as well as increased series resistance ~and 
reduced photocarrier collection efficiencies. 
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